HSSTP PHY IP
Filter
Compare
4
IP
from
4
vendors
(1
-
4)
-
ARM HSSTP PHY with Link Layer
- ARM HS-STP v6.0
- ARM Coresight DDI 0314H
- Xilinx Aurora 8b/10b v2.2
-
HSSTP TX PHY 5nm Samsung Foundry
- Samsung Foundry 5nm (SF5A) CMOS device technology
- 1.8V±5%, 0.75V±5% power supply
- Fully supports ARM HSSTP v6.0
- Supports 1.5/3/6Gbps data rates
-
Multi-Standard SerDes PHY
- Configurable parallel data rate of 8 /10 / 16 / 20 / 32 / 40 / 64 / 80
- Input reference 5MHz to support 2.5/5/10G data rates
- Tight control over termination resistor (~50 Ohm) with on chip calibration
- Tight skew control of 1UI between lanes of the PMA
- Multi-tap Tx Finite Impulse Response (FIR) equalizer with multi-level de-emphasis
-
Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel
- Single SERDES Design that meets wide range of Standards, Protocols and Speeds.
- Any combination is possible, e.g. USB-3.0, PCIe Gen-3 and SATA Gen-3 in a single Combo SERDES.
- Internal Low Jitter PLL support the various standards clocking requirements- no need for additional components.
- Flexible Design- Tile Based Design that enable customer to select any number of Tx and Rx Lanes.