ADAS DSP IP
Filter
Compare
19
IP
from 3 vendors
(1
-
10)
-
512-bit Vector DSP IP, Single Core with Functional Safety
- Integrated hardware safety features with minimal area and power impact for full ASIL compliance (ASIL D systematic, up to ASIL C random)
- Four-way VLIW architecture combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector lengths
- 8, 16, and 32-bit integer SIMD engines
-
512-bit Vector DSP IP, Quad Core with Functional Safety
- Integrated hardware safety features with minimal area and power impact for full ASIL compliance (ASIL D systematic, up to ASIL C random)
- Four-way VLIW architecture combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector lengths
- 8, 16, and 32-bit integer SIMD engines
-
512-bit Vector DSP IP, Dual Core with Functional Safety
- Integrated hardware safety features with minimal area and power impact for full ASIL compliance (ASIL D systematic, up to ASIL C random)
- Four-way VLIW architecture combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector lengths
- 8, 16, and 32-bit integer SIMD engines
-
512-bit Vector DSP IP, Single Core
- Four-way VLIW combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector word lengths
- 8, 16, and 32-bit integer SIMD engines
- IEEE 754-compliant vector floating point unit option offers single-precision or half-precision operations and advanced math functions
-
512-bit Vector DSP IP, Quad Core
- Four-way VLIW combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector word lengths
- 8, 16, and 32-bit integer SIMD engines
- IEEE 754-compliant vector floating point unit option offers single-precision or half-precision operations and advanced math functions
-
512-bit Vector DSP IP, Dual Core
- Four-way VLIW combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector word lengths
- 8, 16, and 32-bit integer SIMD engines
- IEEE 754-compliant vector floating point unit option offers single-precision or half-precision operations and advanced math functions
-
256-bit Vector DSP IP, Single Core with Functional Safety
- Integrated hardware safety features with minimal area and power impact for full ASIL compliance (ASIL D systematic, up to ASIL C random)
- Four-way VLIW architecture combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector lengths
- 8, 16, and 32-bit integer SIMD engines
-
256-bit Vector DSP IP, Single Core
- Four-way VLIW combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector word lengths
- 8, 16, and 32-bit integer SIMD engines
- IEEE 754-compliant vector floating point unit option offers single-precision or half-precision operations and advanced math functions
-
256-bit Vector DSP IP, Dual Core with Functional Safety
- Four-way VLIW combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector word lengths
- 8, 16, and 32-bit integer SIMD engines
- IEEE 754-compliant vector floating point unit option offers single-precision or half-precision operations and advanced math functions
-
256-bit Vector DSP IP, Dual Core
- Four-way VLIW combining scalar and vector operations
- 128-bit, 256-bit and 512-bit vector word lengths
- 8, 16, and 32-bit integer SIMD engines
- IEEE 754-compliant vector floating point unit option offers single-precision or half-precision operations and advanced math functions