IP Catalog > 5G FEC Decoder

5G FEC decoder IP

Filter
Filter

Login required.

Sign in

Search (6)
Compare 6 IP from 5 vendors (1 - 6)
  • NR-5G Polar Decoder and Encoder
    • The Forward Error Correction (FEC) sub-system is one of the essential basing blocks in any communication systems so a powerful FEC code is needed.
    • The New Radio (NR) FEC for the control channel is proposed to be designed based on Polar codes allowing close to the Shannon limit/Capacity operation.
    • The Polar code successive cancellation decoding process as needed for 3GPP physical layer standard.
  • PUSCH Decoder for 3GPP 5G NR
    • Complete implementation of the relevant 3GPP standard
    • Improved BLER for UCI control data
    Block Diagram -- PUSCH Decoder for 3GPP 5G NR
  • Generic Polar FEC Encoder and Decoder
    • Fully-pipelined architecture
    • Support for systematic and non-systematic encoding
    • Support for coded block lengths of up to 1024 bits
    • Support for a wide variety of
  • 5G Polar Intel® FPGA IP
    • The 5G Polar Intel® FPGA IP implements a forward error correction (FEC) encoder and decoder based on polar codes compliant with the 3rd Generation Partnership Project (3GPP) 5G specification for integration into your wireless design
    • Polar codes represent an emerging class of error correction supporting the high throughput requirements for 5G new radio (NR).
    Block Diagram -- 5G Polar Intel® FPGA IP
  • PDSCH Encoder for 3GPP 5G NR
    • The PDSCH Encoder and PUSCH Decoder products simplify the creation of high performance 5G NR implementations.
    • PDSCH Encoder features the new QAM mapper and Scrambler functionality. These are integrated with LDPC encoder chain and transport block chain components.
    • PDSCH encoder has a configurable IQ parallelism for improved performance per clock.
    • The functions included are CRC, Segmentation, LDPC encode, Rate matching, Integrated HARQ, Concatenation, Scrambling and Modulation.
    Block Diagram -- PDSCH Encoder for 3GPP 5G NR
  • LDPC Encoder / Decoder
    • Optimized for 5G Wireless (backhaul and baseband) and DOCSIS 3.1 applications
    • Highly configurable codes
    • Normalized min-sum decoding algorithm
×
Semiconductor IP