Zynq UltraScale+ MPSoC Processing System IP
Overview
Xilinx provides the Processing System IP Wrapper for the Zynq UltraScale+ MPSoC to accelerate your design and its configuration for your embedded products
Key Features
- Enable/Disable I/O Peripherals (IOP)
- Enable/Disable AXI I/O ports (AIO)
- MIO Configuration
- Extended MULTIPLE USE I/Os (EMIO)
- DDR Configuration
- Security and Isolation Configuration
- Interconnect logic for Vivado IP - PS interface
- PL Clocks and Interrupts
Technical Specifications
Related IPs
- Zynq-7000 Processing System IP
- Processing System 7
- Zynq UltraScale+ RFSoC RF Data Converter
- DeWarp Processor IP - High Performance DeWarp Processing
- Image Signal Processor IP enabling high performance real-time image processing
- "Image Signal Processor" with the minimum functions required for image processing system