These IPs are targeted at applications requiring high speed, high bandwidth, low-power consumption, and low-latency interfaces.
XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI
Overview
Key Features
- Low Power Chip-to-Chip SERDES
- From 10Gb/s to 11Gb/s
- Technology: 28FDSOI 8ML & 10ML
- Platform: 1 Data Slice and 1 Clock Slices
- RX: AC or DC coupling with low-power CTLE
- TX: Power-optimized resistive bridge driver
- Optimized for Low Power Chip-to-Chip SERDES Applications
Benefits
- Ultra low voltage operation
- Optimized for low power Chip to Chip SERDES Applications
Block Diagram
Applications
- IOT
- Wearables
Technical Specifications
Foundry, Node
ST 28FDSOI
Maturity
In Production
Availability
Immediate
Related IPs
- HDMI 2.0 Tx PHY & Controller IP, Silicon Proven in ST 28FDSOI
- Low Power 12bit 640Msps silicon proven High performance Current Steering DAC IP Core
- Low power 24bit few Ksps sigma Delta silicon proven DAC IP Core
- Low power 10bit at 1Msps R2R Compact area Silicon Proven DAC IP Core
- 12bit at 1Msps R2R Low power Silicon Proven DAC IP Core
- Low Power 10bit 400KHz R2R High performance Silicon Proven DAC IP Core