VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O 01C Library
Overview
VeriSilicon SMIC 0.13μm 3.3V Multiple I/O 01C Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13μm Logic 3.3V device 1P8M process. This library supports both stagger and inline I/O pads, and its Core and IO use 3.3V devices of the same voltage. With configurable output driving strength and selective output slew rate control, this library can work with a broad range of IO supply operating voltages from 1.5v to 3.3v.
Key Features
- SMIC 0.13um Logic 1P8M Salicide 3.3V device process
- Supports a broad range of IO power supply from 1.5V to 3.3V
- Supports configurable output driving capability (i.e., from 2mA ~24mA at 3.3V power supply) with selective slew rate control
- Supports configurable pull up and pull down resistor
- Supports programmable CMOS or Schmitt input threshold voltage
- Supports 70um pitch inline pad and 40um pitch stagger pad
- Provides cells to interface with Generic or Analog IO library
- Suitable for six, seven, or eight metal layers of physical design
- More detail, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/cn/contactus.asp
Technical Specifications
Foundry, Node
SMIC, 0.13um
Maturity
Available on request
SMIC
Pre-Silicon:
130nm
EEPROM
,
130nm
G
,
130nm
LL
,
130nm
LV
Related IPs
- VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_02 I/O Cell Library
- VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell
- VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell
- VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell
- VeriSilicon SMIC 0.13μm 1.2V/3.3V VPPIO_DUP_01 IO Library
- VeriSilicon CHRT 0.13um 1.2V/3.3V DUPIO_01 Library