Util Vector Logic
Overview
Xilinx provided utility function to simplify design in Vivado IP Integrator.
Key Features
- Configurable size of the vectors
- Configurable logical operation on vectors
Technical Specifications
Short description
Util Vector Logic
Vendor
Vendor Name
Related IPs
- Util Bus Split Operation
- Util Flip-Flop
- Util Reduced Logic
- 95 dB of SNR, Pure logic stereo audio DAC with patented PLL-less feature
- 2D (vector graphics) GPU IP Further advanced architecture for minimized CPU load and increased pixel performance in vector processing
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load