USB 3.0 OTG PHY IP, UMC 55nm SP process
Overview
USB3.0 PHY, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- USB 3.0 femtoPHY - UMC 22ULP18 x1 OTG, North/South Poly Orientation
- USB 3.0 femtoPHY - UMC 28HLP18 x1 OTG, North/South Poly Orientation
- USB 3.0 femtoPHY - UMC 28HPC18 x1 OTG, North/South Poly Orientation
- USB 2.0 femtoPHY - UMC 22ULP18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - UMC 28HPC18 x1, OTG, North/South (vertical) poly orientation