USB 3.0 OTG PHY IP, UMC 40nm LP process
Overview
USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- USB 3.0 femtoPHY - UMC 22ULP18 x1 OTG, North/South Poly Orientation
- USB 3.0 femtoPHY - UMC 28HLP18 x1 OTG, North/South Poly Orientation
- USB 3.0 femtoPHY - UMC 28HPC18 x1 OTG, North/South Poly Orientation
- USB 2.0 femtoPHY - UMC 22ULP18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - UMC 28HPC18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 picoPHY - UMC 40LP25, OTG