USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process
Overview
Crystal-less USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Dual-Role Device Controller for USB 3.0
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- USB 3.0 PHY - UMC 40LP25 x1
- USB 3.0 PHY - UMC 65LL25 x1
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC