USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process
Overview
Crystal-less USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process.
Technical Specifications
Short description
USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- USB 3.0 Device IP Core
- Dual-Role Device Controller for USB 3.0
- Combo voltage regulator in TSMC 40nm LP eFlash combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- TSMC 40nm LP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC