USB 2.0 PHY
Overview
The IP is a USB PHY based on TSMC 180nm process.
Key Features
- Process: TSMC 180nm 1.8v/3.3v 1P6M process
- SNR: 96dB@1.8V for 48kHz
- DR: 95dB@1.8V for 48kHz
- Digital HPF for DC-Offset cancel
- Power Supply: Analog power supply 2.6V ~ 3V ~3.6V
- Digital power supply 1.08V~ 1.2V ~ 1.32V
- Operated Ambient Temperature: Ta = -40 ~ 85°C
- Operated Junction Temperature: Tj = -40~125°C
Block Diagram
Technical Specifications
Foundry, Node
TSMC 180nm 1.8v/3.3v 1P6M process
Maturity
Available on request
Availability
Available
Related IPs
- USB 2.0 PHY - TSMC 55ULPeF25 x1, OTG
- USB 1.1/2.0 full speed USB PHY
- PCIe 2.0 PHY, TSMC 40ULP25 x1, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x1, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 40LP x2, North/South (vertical) poly orientation