A 'Dual-Role' USB On-The-Go IP Core that operates as both an USB peripheral or as an USB OTG host in a point-to-point communications with another USB device.
Fully USB 2.0 and USB 2.0 OTG Supplement Compliant.
Supports both Full Speed and High Speed Modes
USB 2.0 (LS, FS & HS) On-The-Go IP Core
Overview
Key Features
- "USB 2.0 HS-OTG" Certified
- True Dual-Role capability
- OTG host mode capability
- Full USB peripheral capability
- Session request protocol support
- Host negotiation protocol support
- Low Speed, Full Speed and High Speed mode support
- Up to 16 endpoints
- Bulk, interrupt and isochronous transfers
- Compact and cost-effective solution for SoC
- PHY Interface: UTMI+ L2, ULPI 1.1
- Soc Interface: WISHBONE, AHB, OCP, OPB, PLB, AVALON
Benefits
- Flexible
- Compact
- Cost-effective
Deliverables
- Verilog Source Code
- Test Bench
- Sample Syntheis scripts
- Dcumentation
Technical Specifications
Foundry, Node
any
Maturity
production
Availability
now
Related IPs
- USB 2.0 OTG On-The-Go Transceiver PHY
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- USB 2.0 Human Interface Devices Design Platform
- USB 2.0 Mass Storage Devices Design Platform
- DDR-I/II/III CONTROLLER IP CORE