USB 1.1.OTG PHY IP, UMC 0.13um HS/FSG process
Overview
0.13um OTG PHY, UMC 0.13um HS/FSG process.
Technical Specifications
Foundry, Node
UMC 130nm HS/FSG
UMC
Pre-Silicon:
130nm
Related IPs
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- USB 2.0 OTG On-The-Go Transceiver PHY
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library
- SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.