USB 1.1 Host Controller IP

Overview

The USB Host, as defined by the OHCI specification, is a hardware controller designed to manage communication between a host system and USB 1.1 devices. It supports Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps) data rates and handles all four USB transfer types: Control, Bulk, Interrupt, and Isochronous. Key features include frame-based scheduling for periodic transfers, efficient memory management using linked descriptors, robust interrupt handling, and integrated error detection and recovery. The host includes a built-in root hub for managing downstream ports, with support for power management and device suspend/resume. Its standards-based design ensures seamless compatibility with USB 1.1 devices and operating systems.

This architecture ensures reliable, high-performance USB communication while maintaining flexibility for various host system requirements. Let me know if you’d like to explore any feature in greater detail!

Benefits

  • Efficient scheduling and transfer handling.
  • Comprehensive interrupt and error management.
  • Seamless integration with USB 1.1 devices.
  • Robust root hub functionality for managing downstream ports.

Block Diagram

USB 1.1 Host Controller IP Block Diagram

Deliverables

  • USB 1.1 Support: Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps).
  • Transfer Types: Control, Bulk, Interrupt, and Isochronous transfers.
  • Frame-Based Scheduling: 1ms frames for precise periodic transfer timing.
  • Memory Management: Linked descriptors (EDs/TDs) for efficient data handling.
  • Interrupt Handling: Fine-grained control for transfer events and status changes.
  • Error Detection: Handles CRC, timeout, and toggle errors with retry mechanisms.
  • Integrated Root Hub: Manages downstream ports with power and connection control.
  • Power Management: Global or per-port power switching, suspend/resume support.
  • Standards-Based: Fully compliant with USB 1.1 and OHCI specifications.
  • AMBA AXI Master: for data transfer and linked descriptor management
  • AMBA AXI slave: for Host internal register access

Technical Specifications

×
Semiconductor IP