UMC 90nm LL/RVT MPCA core cell library
Overview
UMC 90nm LL/RVT MPCA core cell library
Technical Specifications
Foundry, Node
UMC 90nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
90nm
G
,
90nm
LL
,
90nm
SP
Related IPs
- Digital Cell Library UMC
- HHGrace 0.11um ULL Process 6track Std Cell Library
- Silterra 0.18um ULL Process 7track Std Cell Library
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell