UMC 65nm SP/RVT Logic Process MPCA cell library
Overview
UMC 65nm SP/RVT Logic Process MPCA cell library
Technical Specifications
Foundry, Node
UMC 65nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
65nm
LL
,
65nm
LP
,
65nm
SP
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- Digital Cell Library UMC
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.