UMC 65nm LL Lowk Logic Process 1.8V I2C IO for Sony
Overview
UMC 65nm LL Lowk Logic Process 1.8V I2C IO for Sony
Technical Specifications
Foundry, Node
UMC 65nm Logic/Mixed_Mode LL
UMC
Pre-Silicon:
65nm
LL
,
65nm
LP
,
65nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- SMIC 65nm LL 3.3V-2.5/1.2V Power Regulator
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 16FF PLUS LL