UMC 55nm ULP process ROM compiler with HVT peripheral
Overview
UMC 55nm ULP process ROM compiler with HVT peripheral
Technical Specifications
Short description
UMC 55nm ULP process ROM compiler with HVT peripheral
Vendor
Vendor Name
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- UMC 28nm HPC Logic Process Via ROM Low Power Compiler with HVT peripheral
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- UMC 55nm ULP Bandgap / Current Reference
- Metal programmable ROM compiler - Memory optimized for low power - Dual Voltage - compiler range up to 1024 k