UMC 55nm uLP LowK Logic Process Ture 3.3V Low Power Low Frequency OSC IO Cell Library
Overview
UMC 55nm uLP LowK Logic Process Ture 3.3V Low Power Low Frequency OSC IO Cell Library
Technical Specifications
Short description
UMC 55nm uLP LowK Logic Process Ture 3.3V Low Power Low Frequency OSC IO Cell Library
Vendor
Vendor Name
Foundry, Node
UMC 55nm
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
55nm
Related IPs
- OSC Crystal Oscillator Low Power Series
- Low Power PLL for TSMC 40nm ULP
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- Standard Cell Library, Low Voltage Operation 0.45 V TSMC N3P
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- Low Dropout Power Supply, 100mA Driving Capability - SMIC 55nm