UMC 55nm Logic process standard synchronous Contact ROM memory compiler.
Overview
UMC 55nm Logic process standard synchronous Contact ROM memory compiler.
Technical Specifications
Short description
UMC 55nm Logic process standard synchronous Contact ROM memory compiler.
Vendor
Vendor Name
Foundry, Node
UMC 55nm
UMC
Pre-Silicon:
55nm
Related IPs
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- UMC 55nm Logic process standard synchronous Contact ROM memory compiler.
- SMIC 0.13um Synchronous Diffusion ROM
- VeriSilicon SMIC 0.13um Synchronous programmable Via1 ROM compiler,Memory Array Range:128 to 1Mega Bits
- VeriSilicon GSMC 0.18um Synchronous Low Power Via1 ROM Compiler, Memory Array Range:128 to 2Mega Bits