UMC 55nm e-flash Logic Process , 3.3V Analog ESD IO cell Library
Overview
UMC 55nm e-flash Logic Process , 3.3V Analog ESD IO cell Library
Technical Specifications
Foundry, Node
UMC 55nm
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
55nm
Related IPs
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- 3.3V I/O Library with I2C compliant ODIO IN GF 65/55nm
- RF ESD library in TSMC 55nm LP
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.
- GlobalFoundries 0.13um 3.3v IO library