UMC 40nm LP process standard synchronous high density TCAM memory compiler.
Overview
UMC 40nm LP process standard synchronous high density TCAM memory compiler.
Technical Specifications
Short description
UMC 40nm LP process standard synchronous high density TCAM memory compiler.
Vendor
Vendor Name
Foundry, Node
UMC 40nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k