UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
Overview
UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- 40LP PG SP-SRAM LVT Peripheral with Row redundancy for 213 cell
- UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell
- TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy
- TSMC CLN6FF Ternary Content Addressable Memory Compiler with Column Redundancy