UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
Overview
UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell
- PLL lock detector with low current consumption and high accuracy
- PLL lock detector with low current consumption and high accuracy
- PLL Lock detector with low current consumption and high accuracy
- PLL Lock detector with low current consumption and high accuracy
- PLL Lock detector with low current consumption and high accuracy