UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Overview
UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Single Port SRAM Compiler GF22FDX Low Power
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- Ultra Low Power Embedded SRAM - TSMC 28HPC+
- Low Power PLL for TSMC 40nm ULP
- Ultra Low Power Embedded SRAM - TSMC 22ULL
- Ultra Low Power Embedded SRAM - Samsung 28FDSOI