UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Overview
UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Low Power PLL for TSMC 40nm ULP
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU