UMC 28nm Logic and Mixed-Mode HPC Process 3.3V Analog ESD IO cell Library
Overview
UMC 28nm Logic and Mixed-Mode HPC Process 3.3V Analog ESD IO cell Library
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- GlobalFoundries 0.13um 3.3v IO library
- CSMC 0.13um 3.3V Standard Cell Library, 3.3v operating voltage
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process