UMC 28nm HPC process 2PRF with Bank2 & power gating
Overview
UMC 28nm HPC process 2PRF with Bank2 & power gating
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- UMC 28nm HPC process 2PRF with Bank2
- UMC 28nm HPC process 2PRF, HVT & Bank2
- Baseband power amplifier with attenuator
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements