UMC 0.45um Logic process standard gate array asynchronous metal programmed ROM memory compiler.
Overview
UMC 0.45um Logic process standard gate array asynchronous metal programmed ROM memory compiler.
Technical Specifications
Foundry, Node
UMC 0.45um
Maturity
Mass production proven
Related IPs
- UMC 0.45um Logic process standard gate array asynchronous embedded array high density two port (1R1W) SRAM memory compiler.
- UMC 0.45um Logic process standard gate array asynchronous high density single port SRAM memory compiler.
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- UMC 0.5um Logic process standard asynchronous VIA2 programmed ROM memory compiler.