UMC 0.13um LL/FSG Logic Process miniLib+ M1 ECO cells
Overview
UMC 0.13um LL/FSG Logic Process miniLib+ M1 ECO cells
Technical Specifications
Short description
UMC 0.13um LL/FSG Logic Process miniLib+ M1 ECO cells
Vendor
Vendor Name
Foundry, Node
UMC 0.13um
UMC
Pre-Silicon:
130nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process
- Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
- Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.13um LL/FSG process
- CSMC 0.13um Generic Process Programmable Gain Amplifier
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.