Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
Overview
UMC 0.11um LL/FSG Logic process high density Generic Core Cell Library.
Technical Specifications
Short description
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
Vendor
Vendor Name
Foundry, Node
UMC 110nm LL/FSG
UMC
Pre-Silicon:
110nm
Related IPs
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 40nm LP process
- Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 40nm LP process
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm LP process
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 55nm LP process
- Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm LP process
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm SP process