UltraScale+ Device Integrated Block for PCI Express (PCIe)
Overview
The Xilinx® UltraScale+ FPGA Integrated Block for PCI Express® solution IP core is a high-bandwidth, scalable, and reliable serial interconnect building block solution for use with UltraScale+™ devices. The Integrated Block for PCI Express (PCIe) solution supports 1-lane, 2-lane, 4-lane, 8-lane, and 16-lane Endpoint configurations, including Gen1 (2.5 GT/s), Gen2 (5.0 GT/s) and Gen3 (8 GT/s) speeds. This solution supports the AXI4-Stream.
Key Features
- Designed to PCI Express Base Specification 3.1
- PCI Express Endpoint, Legacy Endpoint or Root Port Port Modes
- x1, x2, x4, x8 or x16 link widths
- Gen1, Gen2 and Gen3 link speeds
- PHY only mode available
- AXI4 Streaming Interface to customer logic
- Configurable 64-bit/128-bit/256-bit/512-bit data path widths
- Four Independent Initiator/Target, Request/Completion Streams
- Parity protection on internal logic data paths and data interfaces
- Advanced Error Reporting (AER) and End-to-End CRC (ECRC)
Technical Specifications
Related IPs
- UltraScale Gen3 Integrated Block for PCI Express (PCIe)
- Spartan-6 FPGA Integrated Endpoint Block for PCI Express (PCIe)
- Virtex-6 Integrated Block for PCI Express (PCIe)
- Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
- 7 Series Gen2 Integrated Block for PCI Express (PCIe)
- 7 Series Integrated Block for PCI Express (PCIe)