Ultra High Speed 1-Port Register File, 6TSRAM, Peri LVT/RVT
Overview
UMC 28nm Logic and Mixed-Mode High Performance Process Synchronous HVT+RVT Periphery Ultra-High-Speed One-Port Register File Compiler
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Single Port Register File compiler - Memory optimized for ultra high density and high speed - compiler range up to 20 k
- Single Port Register File compiler - Memory optimized for ultra high density and high speed - compiler range up to 20 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Single Port Register File compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 40 kbits
- Single Port Register File compiler - Memory optimized for high density and high speed - Dual voltage - compiler range up to 40 k