ABB-enabled, All-Digital PLL clock generator for ultra-low power clocking in highly energy efficient Systems on Chip
The Racyics® Ultra-Low Voltage Clock Generator is targeted at Systems on Chip (SoCs) employing advanced power management techniques. The robust, fully digital architecture allows operation in a wide voltage and frequency range. Unique fast lock and instant frequency change features maximize the energy efficiency of the targeted systems.
ULP Clock-Generator - GLOBALFOUNDRIES 22FDX
Overview
Key Features
- The fully digital architecture allows operation from 0.4 to 0.8V and from 20 Mhz up to 1 GHz.
- Very energy efficient, especially at low supply voltages: Only 100pW power consumption for a 100 MHz output clock at 0.5V
- A custom DCO allows fast lock-in and instant frequency changes during operation through direct tuning value calculation and without additional. hardware
- The Racyics® ABB enabled implementation reduces jitter at low supply voltages
Deliverables
- Verilog simulation models
- .lib/.db timing and power models (NLDM)
- .lef layout abstract views
- Milkyway database
- GDSII files
- LVS netlist
Technical Specifications
Foundry, Node
GLOBALFOUNDRIES 22FDX
Maturity
silicon-proven
GLOBALFOUNDRIES
Pre-Silicon:
22nm
FDX
Silicon Proven: 22nm FDX
Silicon Proven: 22nm FDX
Related IPs
- ULP 10MHz Clock-Generator - GLOBALFOUNDRIES 22FDX
- General Purpose Fractional-N PLL in GlobalFoundries 22FDX
- MIPI D-PHY CSI-2 RX (Receiver) in GlobalFoundries 22FDX
- MIPI D-PHY CSI-2 TX (Transmitter) in GlobalFoundries 22FDX
- Standard Cell Libraries - GLOBALFOUNDRIES 22FDX
- IO Library - GLOBALFOUNDRIES 22FDX