The eSi-TSMC-Flash IP core provides an AMBA 3 AHB-lite interface to TSMC's embedded flash macros.
This AHB controller allows a CPU and other peripherals to easily read, execute code from, erase and program a TSMC embedded flash's data and information blocks.
TSMC embedded flash controller
Overview
Key Features
- Supports access to one data memory and one information memory.
- Optionally supports redundancy.
- Optional ECC support with SECDEC (single-bit error correction, double-bit error detection).
- Programmable read/write timings, to support different clock frequencies.
- Write protection.
- Discharge on brown out.
- Triple AMBA 3 AHB-lite slave interfaces.
Deliverables
- Verilog RTL
- Testbench
- Simulation and synthesis scripts
- Documentation
- C API
Technical Specifications
Foundry, Node
TSMC
Maturity
Silicon proven in multiple products
Availability
Immediate
Related IPs
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- NAND flash Controller using Altera PHY Lite
- NAND Flash Controller using Xilinx RX/TX Bit Slice
- Embedded flash IP, 1.32V/3V 90nm
- EverOn Ultra Low Voltage Embedded SRAM TSMC 40ULP Embedded Flash