TSMC 5nm UCIe-A 32G LP Die to Die Interface
TSMC 5nm UCIe-A 32G LP Die to Die Interface
Overview
Technical Specifications
Short description
TSMC 5nm UCIe-A 32G LP Die to Die Interface
Vendor
Vendor Name
Foundry, Node
TSMC 5nm
TSMC
Pre-Silicon:
5nm
Related IPs
- TSMC 3nm UCIe-A 32G Die to Die Interface
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- RF ESD library in TSMC 55nm LP
- 32G PHY in Samsung (10nm, 8nm, 4nm, 5nm, SF2)
- Differential Clock Receiver to CML on TSMC CLN2P
- Differential Clock Receiver to CMOS on TSMC CLN2P