This is fully configurable Elastic Biffer with configurable Depth, Configurable width. Internal Storage Memory is implemented by Registers.
It has internal CDC methodology which make it possible to transfer data between two clocks even they are of the same freq or there is very small difference between them.
This is capable to transferring data even when internal or exteral clock swings and overlaps each other
Overview
Key Features
- 1. Configurable Depth.
- 2. Configurable Width.
- 3. Configurable Clock freq.
- 4. Configurable Data Release Duration.
Benefits
- 1. Fully stable operation.
- 2. Non-2**n depth supported.
- 3. Dip-In and Data Available support.
Applications
- Internal IP Component Block
- can be used inside any IP/SOC.
Deliverables
- Standard Deliverables list -
- 1. Source Code in verilog.
- 2. Test Bench.
- 3. Simulation Scripts.
- 4. Synthesys scripts.
- 5. Documentation
- 6. User Guide.
Technical Specifications
Maturity
Final, Stable, High
Availability
Avaliable
Related IPs
- This is collection of Synchronization Components can be used to synchronize across different clock domains for control and Data Transfer
- Clock and Data Recovery of HDB3/B3ZS coded signals
- FTVBOTXALL010 is a V-by-One transmitter designed for applications that take ultra-low power dissipation and high data transfer rate. This IP is compliant with the V-By-One HS Standard, Ver. 1.3. It transfers the packed packet from direct the video stream
- This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options.
- IEEE 1588 V2 Ordinary and Boundary Clock
- ARC Functional Safety (FS) Processor IP supports ASIL B and ASIL D safety levels to simplify safety-critical automotive SoC development and accelerate ISO 26262 qualification