Vendor: Enclustra GmbH Category: System Controller

Stream Buffer Controller

The Stream Buffer Controller IP Core is optimized for Intel (Altera) and Xilinx FPGAs and implements a versatile Stream to Memory…

Contact Provider Request Datasheet

Overview

The Stream Buffer Controller IP Core is optimized for Intel (Altera) and Xilinx FPGAs and implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. It provides AMBA® AXI4-Stream interfaces for each write and read data stream. A common memory-mapped master interface (AXI or Avalon) is provided to access the external memory device over an interconnect.
The IP core is highly configurable in terms of operation mode, buffer size and buffer address for each stream. The configuration is done over a memory mapped slave interface, either by an embedded-CPU, by a FPGA Manager application or by an application specific stream configurator controller in VHDL.

Key features

  • Supports up to 16 write and read streams (depending on product options)
  • Configurable status flags for write and read path
  • Vendor-independent implementation
  • Available with Avalon or AMBA-AXI interface
  • Data width conversion to/from any byte-multiple width
  • The IP Core supports four different operation modes for each channel:
    • FIFO mode: writing and reading to the memory is done over the AXI4-Stream interfaces
    • Write mode: Writing to the memory is done over the AXI4-Stream, Reading from the memory is done by a CPU.
    • Read mode: Writing to the memory is done by a CPU, reading from the memory is done over the AXI4-Stream interface.
    • ROM mode: Reading from the memory is done over the AXI4-Stream interface. The memory must be initially written by a CPU

Block Diagram

EN-SBC block diagram

Benefits

  • Supports data width conversion for the write and read data streams
  • The use of different operation modes provides the implementation of versatile applications with a single IP core.
  • Easy integration thanks to the unified bus interface and the clearly laid out register bank
  • A stand-alone solution without the need of a CPU can be easily realized by a stream configuration controller that is provided in VHDL

Applications

  • Data acquisition
  • Image processing
  • Test and measurement
  • Embedded processing

What’s Included?

  • Stream Buffer Controller IP Core
    • VHDL source files (plain or encrypted, depending on product options)
    • Reference design
    • User manual
  • Stream Buffer Controller API
    • C source code
    • Application software example
    • User manual
  • Stream Buffer Controller IP core reference design
    • Reference design top-level VHDL file (plain VHDL)
    • UCF / XDC / SDC constraint files (depending on product options)
    • Xilinx® ISE / Xilinx Vivado™ / Intel® Quartus® project files (depending on product options)
    • Top-level simulation test bench file (plain VHDL)
    • Top-level simulation ModelSim project file
    • Documentation

Specifications

Identity

Part Number
EN-SBC
Vendor
Enclustra GmbH

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Enclustra GmbH
HQ: Switzerland
Enclustra is a dynamic, innovative and successful FPGA design service company located in Technopark Zurich, Switzerland. With the FPGA Design Center, Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to embedded software, from specification and implementation through to prototype production. In the FPGA Solution Center, Enclustra develops and markets highly-integrated FPGA modules and FPGA-optimized IP cores. By specializing in forward-looking FPGA technology, and with a broad application knowledge, Enclustra can offer ideal solutions at minimal expense in many areas.
Contact Enclustra GmbH

Learn more about System Controller IP core

Cortex-M And Classical Series ARM Architecture Comparisons

ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.

DDR2 Signal Integrity

This paper highlights a typical design approach that can be adopted for an embedded PC (X86 based) board memory subsystem using a VIA VX700 system controller DDR2 interface. Boards with this chipset can feature either an Intel Pentium processor or VIA processor on front side bus (FSB).

Extreme partitioning

Small changes in the initial design of a complex embedded system can often have an unpredictable outcome and have a significant impact on the final system performance

Frequently asked questions about system controller IP cores

What is Stream Buffer Controller?

Stream Buffer Controller is a System Controller IP core from Enclustra GmbH listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP