M31 provides a variety of cell libraries, including Ultra-High Density Standard Cell Library (HDSC), General Purpose Standard Cell library (GPSC), Ultra-High Speed Standard Cell library (HSSC), and Low Leakage Standard Cell library (LLSC). In addition to these base libraries, M31 also provides Engineering Change Order library (ECO) for metal programmable features, as well as Power Management Kit library (PMK) and Low Power Optimization Kit (LPKT) for power and speed optimization purposes. Nowadays, M31 Standard Cell Libraries are already applied in many fields such as IoT, AI, Automotive, and CPU/GPU markets.
M31 is able to customize specific cell functions and willing to cooperate with customers to achieve their PPA targets. We developed Standard Cell Library not only available for logic process nodes, but also for specialty process nodes.
Standard Cell Library in TSMC (12nm~180nm)
Overview
Key Features
- -Ultra-High-Density Standard Cell Library (HDSC) for highest density, lowest cost and lowest power
- -General Purpose Standard Cell Library (GPSC) for general purpose logic with balanced PPA
- -Ultra-High Speed Standard Cell Library (HSSC) for the optimized performance in the critical path
- -Low Leakage Standard Cell library (LLSC) for ultra-low-leakage
- -Optimized cell sets for synthesis use with multiple cell variants and drive strengths
- -Accurate characterization by industry’s proven EDA/SPICE tool, and corner specified extraction at advanced nodes is also considered
- -Multi-operating voltage solution (voltage island)
- -Retention power solution (power-gating)
- -Fusion mixed-Vt solution (multi-Vt)
- -Multiple channel length swappable feasibility (leakage control)
- -Metal programmable for Engineering change feature (ECO library)
- -DFM compliant (uni-direction, dummy)
- -Super high routability (fully customized layout)
- -Multi-bit flip-flop for low-power application
- -Always on block ultra-low-leakage solution (Thick-Gate library)Ultra---- High-Density Standard Cell Library (HDSC) for highest density, lowest cost and lowest power
Technical Specifications
Foundry, Node
12nm, 16nm, 22nm, 28nm, 40nm,55nm,90nm, 110nm, 130nm, 150nm, 152nm, 180nm
TSMC
Silicon Proven:
12nm
,
16nm
,
22nm
,
28nm
HPCP
,
40nm
LP
,
55nm
ULP
,
55nm
ULPEF
Related IPs
- 6 track High Density standard cell library at TSMC 180nm
- UCIe-S PHY for Standard Package (x16) in TSMC N3E, North/South Orientation
- Standard Cell Library, Low Voltaage TSMC N3P
- UCIe-S PHY for Standard Package (x32) in TSMC N3P, East/West Orientation
- UCIe-S PHY for Standard Package (x32) in TSMC N3P, North/South Orientation
- UCIe-S PHY for Standard Package (x16) in TSMC N4P, North/South Orientation