sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
Overview
Foundry sponsored - sROMet compiler - TSMC 55 nm uLP - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
Key Features
- REDUCE DIE COST
- Via 1 programmable ROM
- Key patent for high density with a single programming layer
- Gain in density over alternative ROM designs
- EXTEND BATTERY LIFE
- Significant gain in dynamic power consumption compared to alternative ROM
- No leakage in memory plane and minimal leakage in memory periphery
- MAKE INTEGRATION EASIER
- Depending on memory capacity. A large number of MUX options can be selected between 8 and 128
- High flexibility for address range
- ENABLE RIGHT ON FIRST PASS DESIGN
- Complete mismatch validation of the memory architecture taking in account local and global dispersion
Technical Specifications
Maturity
Pre-silicon
TSMC
Pre-Silicon:
55nm
ULP
Related IPs
- sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 72 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k