SMIC 0.18um 7 track High Density Standard Cell Library,1.8v operating voltage
Overview
SMIC 0.18um 7T High-Density Standard Cell Library
Key Features
- SMIC 0.18um Logic 1P6M 1.8V/3.3V process
- Wide Variety of Cell Functions and Drive Strengths.
- Process-Specific Optimization for High-Density, High-Speed, and Low-Power.
- Engineered for Synthesizability and Routability.
- Scan Flip-flops for Design for Testability Support.
Technical Specifications
Foundry, Node
SMIC 0.18um
Maturity
Available on request
SMIC
Pre-Silicon:
180nm
EEPROM
,
180nm
G
,
180nm
LL
Related IPs
- SMIC 0.16um Low Leakage 7 track High Density Standard Cell Library,1.8v operating voltage
- SMIC 0.18um 9 track Standard Cell Library,1.8v operating voltage
- SMIC 0.18um Low Leakage 9 track Standard Cell Library,1.8v operating voltage
- SMIC 0.13um 6 track High Density Standard Cell Library - HVT,1.2v operating voltage
- SMIC 0.11um 7 track High Density Standard Cell Library - RVT,1.2v operating voltage
- SMIC 0.11um 7 track High Density Standard Cell Library - HVT,1.2v operating voltage