SMIC 0.13um 6 track High Density Standard Cell Library - HVT,1.2v operating voltage
Overview
SMIC 0.13um 6T HVT High-Density Standard Cell Library
Key Features
- SMIC 0.13um Logic 1P8M 1.2V/3.3V process
- Wide Variety of Cell Functions and Drive Strengths
- Process-Specific Optimization for High-Density, High-Speed, and Low-Power
- Engineered for Synthesizability and Routability
- Scan Flip-flops for Design for Testability Support
- Clock Gating for power optimization
- More details, please go to below website to contact VeriSilicon location sales: https://www.verisilicon.com/en/ContactUs
Technical Specifications
Foundry, Node
SMIC, 0.13um
Maturity
Silicon Proven
Related IPs
- 6 track High Density standard cell library at TSMC 180nm
- SMIC 0.11um 6 track High Density Standard Cell Library - HVT,1.2v operating voltage
- SMIC 0.13um 9 track High Density Standard Cell Library - HVT,1.2v operating voltage
- SMIC 0.13um 7 track High Density Standard Cell Library - HVT,1.2v operating voltage
- SMIC 0.13um 6 track High Density Standard Cell Library - LVT,1.2v operating voltage
- 6 track High Density standard cell library at TSMC 180 nm