Single Port SRAM Compiler IP, UMC 55nm eFlash process
Overview
UMC 55nm eFlash Single Port SRAM with row redundancy/HVT/Power Gating.
Technical Specifications
Short description
Single Port SRAM Compiler IP, UMC 55nm eFlash process
Vendor
Vendor Name
Foundry, Node
UMC 55nm eFlash
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - compiler range up to 576 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual voltage - Compiler range up to 640 k
- Foundry sponsored - Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 320 k