Single Port Register File compiler - Memory optimized for ultra high density and high speed - compiler range up to 20 k
Overview
Foundry Sponsored - Single Port Register File compiler - TSMC 110 nm HV_1.5V_5V - Memory optimized for ultra high density and high speed - compiler range up to 20 k
Key Features
- Foundry sponsored memory generator)
- High speed
- More than 200 MHz in worst case
- SVT MOS for periphery
- Architecture specifically suited for display driver
- Smart periphery design for significant gain in density
- Designed with Pushed rule bit cell from foundry
- 100 um maximum cell height
- Designed with 3 metal layers only
- Power reduction features
- Data retention mode at 1.5 V to divide leakage by a factor of 2 compared to simple stand by mode
- Optional Byte write (MUX 4) and bit-wise write capability (MUX 8)
- Easy integration
- MUX options
- Data range flexibility allows easy addition of bits for redundancy or ECC purposes
- Address range flexibility allows easy addition of single rows for redundancy purposes
- The Dolphin quality
- Complete mismatch validation of the memory architecture taking into account local and global dispersion
- Optional BIST for industrial fabrication test of instances
Technical Specifications
Maturity
Pre-silicon
TSMC
Pre-Silicon:
110nm
HV
Related IPs
- Single Port Register File compiler - Memory optimized for high density and high speed - Dual voltage - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 64 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Single Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 40 k