Single Port Multi-banks SRAM Compiler with Row/Column Redundancy Option, supports process GC

×
Semiconductor IP