IP Catalog > Interface IP > Automotive IP > CAN IP > Simulation VIP for CAN

Simulation VIP for CAN

Overview

Cadence provides a mature and comprehensive Verification IP (VIP) for the CAN (Controller Area Network) Protocol. The Cadence® Verification IP for CAN provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for CAN helps you reduce time to test, accelerate verification closure and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

CAN is a serial communications protocol with multi-master bus access, time synchronization, and high error-detection capability. Its domain of application ranges from high-speed networks to low-cost multiplex wiring.

Supported specifications: CAN protocol versions 2.0 and 1.0, Flexible Data-Rate version 1.0, CAN XL protocol CiA 610-1 version 0.0.4.

Key Features

  • CAN FD
    • Supports Flexible Data Rate
  • CAN Formats
    • Supports STANDARD and EXTENDED CAN format
  • CAN Frames
    • Supports data, remote, error and overload frames
  • CAN XL
    • Supports XL extension of the protocol which fills the gap between CAN FD and Ethernet
    • Transceiver model is required as it is not part of the VIP model.
  • Configurable Agents
    • Supports multiple CAN agent instantiations
  • Error Frames
    • Supports generation of frames with errors in particular fields, such as CRC, delimiters, and EOF
  • Fault Confinement
    • Tracks error counters and fault states
  • ISO Conformance Test
    • Supports ISO 16485 conformance test regression suite
    • Support for Section 9 of ISO conformance test suite
  • Response for DATA Frames
    • Supports generation of DATA frames in response to a REMOTE frame with a particular ID

    Block Diagram

    Simulation VIP for CAN Block Diagram

    Technical Specifications

Request Info

Related IPs

×
Semiconductor IP