VeriSilicon SMSB 0.13Z Process Synchronous Memory Compiler optimized for Silterra Malaysia Semiconductor Manufacturing Corporation (SMSB) 0.13um 1P8M 1.5V/3.3V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon SMSB 0.11 Process Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, 6, 7 or 8 as the top metal. Dummy bit cells are designed with the intention to enhance reliability
Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler
Overview
Key Features
- Low Power
- Low Leakage
- High Speed
- Size Sensitive Self-Time Delay for Fast Access
- Automatic Power Down
Technical Specifications
Short description
Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler
Vendor
Vendor Name
Foundry, Node
Silterra,130nm
Maturity
Silicon proven
Related IPs
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - Dual Voltage - compiler range up to 640 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra low leakage and high density - Dual Voltage - compiler range up to 640 k