VeriSilicon SMSB 0.13Z Process Synchronous Memory Compiler optimized for Silterra Malaysia Semiconductor Manufacturing Corporation (SMSB) 0.13um 1P8M 1.5V/3.3V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon SMSB 0.11 Process Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, 6, 7 or 8 as the top metal. Dummy bit cells are designed with the intention to enhance reliability
Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler
Overview
Key Features
- Low Power
- Low Leakage
- High Speed
- Size Sensitive Self-Time Delay for Fast Access
- Automatic Power Down
Technical Specifications
Foundry, Node
Silterra,130nm
Maturity
Silicon proven
Related IPs
- Silterra 0.11um High Density Single-Port SRAM Compiler
- Silterra 0.11um High Density Single-Port Register File Compiler
- GLOBALFOUNDRIES 22nm High Density Single-Port SRAM Compiler
- Silterra 0.11um ULL Single-Port/Dual-Port SRAM, Single-Port Register File and Via ROM Compiler
- High Density Single Port Multi-banks SRAM Compiler
- Silterra 0.18um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via ROM Compiler