The SHA-256 module implements both the SHA-256 and SHA-224 hash algorithms specified in FIPS PUB 180-4, the Secure Hash Standard. This module contains all of the digital logic necessary to generate the 256-bit (or 224-bit) message digest for a message up to 2^^40 bytes in length.
SHA-256 and SHA-224
Overview
Key Features
- One clock per step algorithm implementation.
- Automatic pad insertion.
- Handles byte-aligned messages from zero up to 2^^40 bytes in length.
- Direct Message Digest output, with strobe.
Technical Specifications
Related IPs
- SHA256 & SHA224 core
- SHA-256 hashing cores
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Embedded Configuration and Test Processor
- M13 Multiplexer and De-multiplexer (M13MD)
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core