Serdes PHY - 1.25~5Gbps, compatible with SATAII, SAS, PCIe and SONET
Key Features
- 1.25~5Gbps, compatible with SATAII, SAS, PCIe and SONET
Technical Specifications
Foundry, Node
0.13um/90nm/65nm/55nm
Maturity
Silicon Proven
Related IPs
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Low Power 1-22G PCIe Gen4 / SAS4 PHY on TSMC CLN16FFC
- PCIe Gen2 PHY
- ARM HSSTP PHY with Link Layer
- Embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability
- PCIe Gen3 PHY