SEC 5nm LVH 6T Multi-Bits Latch
Overview
SEC 5nm LVH 6 track High Density Multi-Bits Latch
Key Features
- SEC 5nm LVH
- Special Cell Library for Multi-Bits Latch application
- Ultra Low Voltage
- Compatible with SEC's general Standard Cell Library
Technical Specifications
Foundry, Node
Samsung, 5nm
Maturity
Silicon Proven
Related IPs
- Power On Reset (Vcc=1.8v,Reset Time=1,2,3 Sec)
- LD-based Parallel Latch
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
- UMC 55nm uLP/uHVT LowK Logic Process Ultra High Density (6T) Generic Core Cell Library
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)