IP Catalog > Peripheral IP > Memory Controller & PHY IP > SD IP > SD Controller IP > SD Express Verification IP

SD Express Verification IP

Overview

SD Express Verification IP is an advanced solution in the market for the verification of SD Express implementations. It can generate all command types. The SD Express monitor acts as powerful protocol-checker, fully compliant with SD specification version 7.0, 7.10 and 8.0(Draft). The SmartDV Verification IP (VIP) for SD Express provides an efficient and simple way to verify the SD Express protocol bus.

SD Express VIP includes an extensive test suite covering most of the possible scenarios and SD Express conformance norms. SD Express VIP can perform all protocol tests as testbench and moreover it allows an easy generation of a very high number of patterns and a set of specified patterns to stress the DUT.

SD Express Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

SD Express Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key Features

  • Supports SD specification version 7.0, 7.10 and 8.0(Draft) compliant
  • SD Express card supports NVMe protocol (revision 1.3, 1.3a, 1.3b, 1.3c, 1.3d and 1.4) over PCIe Interface
  • Supports PCI-Express (PCIe) dual simplex point to point serial connection
  • Bus Speed Mode - using PCIe Differential Interface lines
    • PCIe with Gen 3 1 lane : Up to 985MB/s
    • PCIe with Gen 3 2 lanes : Up to 1,969MB/s
    • PCIe with Gen 4 1 lane : Up to 1,969MB/s
    • PCIe with Gen 4 2 lanes : Up to 3,938MB/s
  • Supports 128/130 encoding and decoding for 8Gbps, 16Gbps during Gen3 and Gen4 transfer for each direction
  • Supports Host Memory Buffer by using NVMe
  • Supports NVMe with multi queues and no locking mechanism
  • Supports different memory capacities given below:
    • Standard Capacity SD Memory Card (SDSC) : Up to 2 GB
    • High Capacity SD Memory Card (SDHC) : More than 2GB and up to 32GB
    • Extended Capacity SD Memory Card (SDXC) : More than 32GB and up to 2TB
    • Ultra Capacity SD Memory Card (SDUC) : More than 2TB and up to 128TB
  • All UHS1 modes – SDR50/SDR104/DDR50 supported
  • Supports Pseudo Initialization mode
  • Supports PCIe Linkup Mode
  • Supports SD & PCIe mode
  • Supports card ownership protection
  • Supports discard and Full user area logical erase
  • Supports cache operation
  • Supports command queuing
  • Supports Low voltage 1.8V & 1.2V cards
  • Supports address extension command
  • Supports video class specification
  • Supports Function extension commands
  • Supports lock-unlock and erase operation card features
  • Legacy SD UHS-I interface is supported for backward compatibility
  • Detects and reports the following errors
    • Out of range error
    • Address misalign error
    • CRC error
    • Illegal command error
    • Block length error
    • Lock-unlock failed error
    • Erase sequence error
    • Stuff bit error
    • Invalid voltage error
    • Reserved bit error
    • WP violation error
    • CSD/CID overwrite error
    • Disparity error insertion
    • Admin/IO Queue Size error
    • Metadata Mismatch error
    • Invalid Admin/IO command error
    • Invalid Queue error
    • TLP Length error
    • ECRC and LCRC error
    • Invalid TLP/DLLP command error
    • Payload Oversize/Undersize error
    • Illegal Ordersets error etc.,
  • Bus-accurate timing
  • Protocol Checker fully compliant with SD specification version 7.0, 7.10, 8.0(Draft) and NVMe protocol (revision 1.3, 1.3a, 1.3b, 1.3c, 1.3d and 1.4) over PCIe Interface
  • SD Express Verification IP comes with complete testsuite to test every feature of SD specification version 7.0, 7.10, 8.0(Draft) and NVMe protocol (revision 1.3, 1.3a, 1.3b, 1.3c, 1.3d and 1.4) over PCIe Interface compliant
  • Monitors, detects and notifies the testbench of significant events such as transactions, warnings, timing and protocol violations
  • Status counters for various events on bus
  • Functional coverage for complete SD Express features

Benefits

  • Faster testbench development and more complete verification of SD Express designs.
  • Simplifies results analysis.
  • Easy to use command interface simplifies testbench control and configuration of Host and Card.
  • Runs in every major simulation environment.

Block Diagram

SD Express Verification IP Block Diagram

Deliverables

  • Complete regression suite containing all the SD Express testcases.
  • Examples showing how to connect various components, and usage of Host, Card and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Technical Specifications

Request Info

Related IPs

×
Semiconductor IP