ROM Compiler IP, UMC 55nm eFlash process
Overview
UMC 55nm eFlash Via1 ROM compiler with HVT.
Technical Specifications
Short description
ROM Compiler IP, UMC 55nm eFlash process
Vendor
Vendor Name
Foundry, Node
UMC 55nm eFlash
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Metal programmable ROM compiler - Memory optimized for low power - Dual Voltage - compiler range up to 1024 k
- Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
- Metal programmable ROM compiler - Memory optimized for low power and high density - compiler range up to 1024 k
- Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
- Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k